In this paper we quantitatively evaluate three iterative algorithms for scheduling cells in a high-bandwidth input-queued ATM switch. In particular, we compare the performance of an algorithm described previously | parallel iterative matching (PIM) | with two new algorithms: iterative round-robin matching with slip (iSLIP) and iterative least-recently used (iLRU). We also compare each algorithm against FIFO input-queueing and perfect output-queueing. For the synthetic workloads we consider, including uniform and bursty tra c, iSLIP performs almost identically to the other algorithms. Cases for which PIM and iSLIP perform poorly are presented, indicating that care should be taken when using these algorithms. But, we show that the implementation complexity of iSLIP is an order of magnitude less than for PIM, making it feasible to implement a 32 32 switch scheduler for iSLIP on a single chip.
Introduction
The past few years has seen increasing interest in arbitrary topology cell-based local area networks, such as ATM 5] . In these networks, hosts are connected together by an arbitrary graph of communication links and switches, instead of via a shared medium, as in Ethernet 24] , or a ring, as in FDDI 4] . One reason for the popularity of arbitrary topology networks is that they o er a number of potential advantages relative to other approaches 2]: (i) aggregate throughput that can be much larger than that of a single link, (ii) the ability to add throughput incrementally as the workload changes by simply adding extra links and switches, (iii) improved fault tolerance by allowing redundant paths between hosts, (iv) and reduced latency because control over the entire network is not needed to insert data. But to realize the potential advantages of arbitrary topology networks, a high performance switch is needed to take data arriving on an input link and quickly deliver it to the appropriate output link. (In this paper, we will only consider switches that deal in xed-length packets, or cells.) A switch requires three functions: a switch fabric, scheduling to arbitrate when cells arrive on di erent inputs destined for the same output, and (optionally) queueing at inputs or outputs to hold those cells that lose the arbitration. A large number of alternative switch designs have been proposed with varying approaches to these three functions 2, 7, 9, 13, 16, 25, 26] , each with their own set of advantages and disadvantages. The goal of this paper is to make a quantitative comparison of scheduling policies for inputqueued switches, considering both hardware complexity and switch performance. We observe that while it can be tempting to throw hardware at improving switch performance, that strategy may be counter-productive in practice, since simpler solutions can be easier to implement at high speed. Input queueing is attractive for very high bandwidth ATM switches | this is because no portion of the internal datapath needs to run faster than the line rate. The longstanding view has been that input-queued switches are impractical because of poor performance; if FIFO queues are used to queue cells at each input, only the rst cell in each queue is eligible to be forwarded. As a result, FIFO input queues su er from head of line (HOL) blocking 15] { if the cell at the front of the queue is blocked, other cells in the queue cannot be forwarded to other unused inputs. HOL blocking can limit the throughput to just 58%. Because HOL blocking has very poor performance in the worst case 19], the standard approach has been to abandon input queueing and instead use output queueing { by increasing the bandwidth of the internal interconnect, multiple cells can be forwarded at the same time to the same output, and queued there for transmission on the output link. Our work is motivated by a di erent approach. HOL blocking can also be eliminated by maintaing at each input, a separate queue for each output 1, 2, 15, 27] , where any cell queued at an input is eligible for forwarding across the switch. This technique is sometimes called virtual output queueing. Although this method is more complex than FIFO queueing, note that each input queue does not require increased bandwidth; each input must receive and transmit at most one cell per time slot. The central problem with random-access input queues is the need for fast scheduling { quickly nding a con ict-free set of cells to be forwarded across the switch, such that each input is connected to at most one output, and vice versa. As observed in 2], this is equivalent to matching 1 inputs to outputs 28] . In this paper we evaluate fast, parallel, iterative algorithms for scheduling cells in an inputqueued switch. In particular, we compare DEC's parallel iterative matching (PIM) algorithm with two novel algorithms that we have devised: iSLIP and iLRU. We simulate the behavior of these algorithms under a variety of synthetic workloads, comparing them on queueing delay, and fairness. We also compare the hardware complexity of two of the more promising approaches. Our study has two main results. First, we describe a novel switch scheduling policy, called iSLIP, which performs as well as the best previously proposed algorithm. We nd that there are some special workloads for which iSLIP will perform better and some for which it will perform worse. iSLIP, however, has the advantage of being much simpler to implement. We demonstrate that an iSLIP scheduler for a moderate-scale switch ( 32 inputs/outputs) can t onto a single chip; this appears not to be the case with other approaches. Single chip implementations will be crucial if we are to be able to keep up with increasing link speeds { a 32 way ATM switch with 10 Gbit/sec links would need to make more than 25 million scheduling decisions per second. Second, we demonstrate that seemingly trivial changes in switch scheduling policy can have a large impact on performance. iSLIP and iLRU are very similar, except for the ordering of the entries in the schedules. This small di erence can lead to very di erent performance characteristics. The remainder of this paper discusses these issues in more detail. Section 2 describes the various switch scheduling policies which we consider. Section 3 outlines our methodology for comparing the policies. Section 4 considers hardware implementation complexity; Section 5 presents performance results and Section 6 summarizes our comparative study.
Alternative Algorithms
In this section, we describe the scheduling algorithms that we examine in this paper, outlining the key design issues for each algorithm. We defer until afterwards the quantitative comparison of performance. We assume that the switch synchronously forwards cells from all inputs at the same time. In an input-queued switch without any internal speedup, an input can only send one cell into the switch fabric in a cell time, or slot. Likewise, each output can only receive one cell in a slot. A con ictfree match connects inputs to outputs of the switch without violating these two requirements. Each algorithm has the same goal: to nd a con ict-free match of inputs to outputs in a single cell time.
FIFO Scheduling
The simplest approach to managing queues and scheduling cells is to maintain a single FIFO queue at each input; the queues hold cells which have not yet been transmitted through the switch. To schedule the crossbar for the next cell time, the scheduling algorithm examines the cells at the head of each FIFO queue. The problem is that two or more FIFO queues may have cells destined for the same output. In this case, the scheduling algorithm must select just one cell from among the contending inputs. This is necessary to meet our requirement that each output can only accept one cell per slot for an input-queued switch with no internal speed-up. On its own, the above description isn't enough to specify how FIFO works. If there are two inputs both with cells for the same output, which input will be selected to send its cell rst? One possibility would be to maintain a xed priority and, for example, always select the lowest numbered input. This would be fast and simple to implement, but would be unfair among inputoutput pairs: in fact, it can be so unfair that one or more ows 1 may be permanently starved of service. Alternatively, the scheduling algorithm could randomly select among the contending inputs. This leads to a fair allocation among ows, but is hard to implement at high speed: the algorithm must perform a random number lookup uniformly over a varying set of inputs. Yet we could meet the same objective | starvation avoidance | with a rotating priority. This method has the advantage of not requiring a random number lookup, but we must vary the priority carefully to maintain fairness and avoid starvation. This choice between random and time-varying priorities is found in all of the approaches we consider. Before considering other scheduling approaches, we need to examine a serious performance problem caused by maintaining FIFO queues at the inputs: head of line (HOL) blocking 15]. The problem is that when a cell is blocked at the head of an input queue (due to contention with a cell from a di erent input destined for the same output) it also blocks all the cells behind it in the queue even though those cells may be destined for an output that is currently idle. HOL blocking has been shown to limit the aggregate throughput of the switch to just 2 ? This is illustrated in Figure 1 . If cells for one output are blocked because the output is busy, the scheduling algorithm may select a cell for some other output. This method was implemented in 2], where they showed that the scheme is not only straightforward to build, but yields large performance gains. Note that despite the increased complexity at the input bu er, the memory bandwidth need not increase: each input still receives and transmits at most one cell per time slot. Now that we have arranged the bu ering to eliminate HOL blocking, we must change the ow scheduling algorithm: the algorithm must now consider the cells at the head of all N 2 input FIFOs and determine a pattern of con ict-free ows that will provide a high throughput. (The algorithm is an example of bipartite graph matching 28] and is also an example of the \rooks on a chessboard problem" 1]). Recently it has been shown that 100% throughput can be achieved in an input-queued switch if an algorithm considers the occupancy of each of the N 2 input queues 22]. However, as the authors point out, it is infeasible for this algorithm to perform quickly in hardware. The algorithms that 1 Throughout this paper we will refer to the stream of cells owing between an input and output as a \ ow". A ow in general contains multiple ATM virtual circuits. 1 In practice, we would maintain a separate FIFO for each ow (in ATM terms, each virtual circuit). When a particular input-output ow is selected, we would then choose among those ows in a random, pre-determined or time-varying manner. But as we are only considering the scheduling of input-output ows in this paper, we shall assume that each input maintains only N output FIFOs.
Cell Input
To Switch Fabric we describe here only consider whether an input queue is empty or non-empty | they do not consider the occupancy of the queue. This simpli es the algorithms considerably, making them feasible to implement in hardware.
Maximum Size Matching
A desirable algorithm would be one that nds the maximum number of matches between inputs and outputs. This would provide the highest possible instantaneous throughput in a given time slot. There are several algorithms for achieving a maximum size match 8, 11, 17, 28] , but these are not suitable for this application for two reasons. First, a maximum size match can take a long time to converge and, second, it can lead to starvation of an input-output ow under certain tra c patterns. Referring to Figure 2 we see that even a simple tra c pattern can lead to starvation for a maximum size matching algorithm. Input 2 will never be able to send cells to output 1 as this would lead to a match of only one ow. We have a dilemma: the maximum number of cells per time slot will be delivered using a maximum size match; but the maximum size match can take too long to compute and will potentially starve some ows. Each of the algorithms that follow attempt to achieve a maximal, not a maximum size match, by iteratively adding ows to ll in the missing ows left by the previous iteration. Because the ows made in previous iterations may not be removed, this technique does not always lead to a maximum size match. However, we shall see that it is possible to achieve a close approximation to the maximum for many tra c patterns. Furthermore, by introducing randomness or timevarying priorities, we shall see that starvation can be avoided.
Parallel Iterative Matching (PIM)
The rst iterative algorithm that we shall describe is called parallel iterative matching 2]. It uses randomness to (i) reduce the number of iterations needed, and (ii) avoid starvation. PIM attempts to quickly converge on a con ict-free match in multiple iterations where each iteration consists of three steps. All inputs and outputs are initially unmatched and only those inputs and outputs not matched at the end of one iteration are eligible for matching in the next. The three steps of each iteration operate in parallel on each output and input and are as follows:
1. Each unmatched input sends a request to every output for which it has a queued cell. 2. If an unmatched output receives any requests, it grants to one by randomly selecting a request uniformly over all requests. 3. If an input receives a grant, it accepts one by selecting an output among those that granted to this output.
By considering only unmatched inputs and outputs, each iteration only considers ows not made by earlier iterations. Note that in step (2) the independent output arbiters randomly select a request among contending requests. This has three e ects: rst, in 2], the authors show that each iteration will match or eliminate at least 3=4 of the remaining possible ows and thus the algorithm will converge to a maximal match in O(log N ) iterations. Second, it ensures that all requests will eventually be granted. As a result, no input-output ow is starved of service. Third, it means that no memory or state is used to keep track of how recently a ow was made in the past. At the beginning of each cell time, the match begins over, independently of the matches that were made in previous cell times. Not only does this simplify our understanding of the algorithm, but it also makes analysis of the performance straightforward: there is no time-varying state to consider, except for the occupancy of the input queues. But using randomness comes with its own problems. First, it is di cult and expensive to implement at high speed (we shall consider this more later) and second, it can lead to unfairness between ows. This will be discussed more when we present simulation results in Section 5. The two algorithms that we shall consider next (iSLIP and iLRU), avoid the use of randomness when making selections. Instead they use a varying priority based on state information that is maintained from one time slot to the next.
Iterative Round Robin Matching with Slip (iSLIP)
iSLIP, like PIM, is an iterative algorithm and was rst described in 21]. The following three steps are iterated for an N N switch:
1. Each unmatched input sends a request to every output for which it has a queued cell. 2. If an unmatched output receives any requests, it chooses the one that appears next in a xed, round-robin schedule starting from the highest priority element. The output noti es each input whether or not its request was granted. The pointer g i to the highest priority element of the round-robin schedule is incremented (modulo N ) to one location beyond the granted input if and only if the grant is accepted in step 3 of the rst iteration. The pointer is not incremented in subsequent iterations. 3. If an input receives a grant, it accepts the one that appears next in a xed, round-robin schedule starting from the highest priority element. The pointer a i to the highest priority element of the round-robin schedule is incremented (modulo N ) to one location beyond the accepted output. An example of one iteration of the three phases is illustrated in Figure 3 . In the example, input 1 has one or more cells for outputs f1,2g, input 2 has one or more cells for outputs f1,2g and so on. The grant arbiters are shown for outputs 1 and 2, and accept arbiters are shown for inputs 1 and 3. At the end of the time slot, g 1 and a 1 are incremented to 2 and a 3 is incremented to 4; input 2 will match output 2 in the next iteration, but this will have no e ect on the priorities. 1 An example of how cells are served in successive cell times is shown in Table 1 . This shows a 4 4 switch with every input queue always full of cells for every output. The table illustrates the evolution over four cell times.
So, each output arbiter decides among the set of ordered, competing requests using a rotating priority. When a requesting input is granted and the input accepts that grant, the input will have the lowest priority at that output in the next cell time. Also, the input with the highest priority at an output will continue to be granted during each successive time slot until it is serviced. This ensures that a ow will not be starved: the highest priority ow at an output will always be accepted by an input in no more than N cell times. We highlight four main properties of the iSLIP scheduling algorithms: Property 1. Flows matched in the rst iteration become the lowest priority in the next cell time.
Property 2. No ow is starved. Because of the requirement that pointers are not updated after the rst iteration, an output will continue to grant to the highest priority requesting input until it is successful.
Property 3. The algorithm will converge in at most N iterations. Each iteration will schedule zero, one or more ows. If zero ows are scheduled in an iteration then the algorithm has converged: no more ows can be added with more iterations. Therefore, the slowest convergence will occur if exactly one ow is scheduled in each iteration. At most N ows can be scheduled (one to every input and one to every output) which means the algorithm will converge in at most N iterations.
Property 4. The algorithm will not necessarily converge to a maximum sized match. At best, it will nd a maximal match: the largest size match without removing ows made in earlier iterations. Moving the pointers not only prevents starvation, it tends to desynchronize the grant arbiters. This desynchronization of the grant arbiters is the reason that iSLIP performs so well, and is able to converge quickly upon a maximal match. 1 As we shall see later, the iSLIP algorithm leads to surprisingly large matches particularly under high o ered load, and even for a single iteration. The high performance of iSLIP is a consequence of Step 2 | an output arbiter may only be updated if a successful match is made in Step 3. We now explain why this simple rule leads to high performance. Consider a switch that is heavily loaded with tra c. Intuitively, if each output arbiter favors a di erent input, then every output is likely to grant to a di erent input and a large match will be achieved in a single iteration. So how does iSLIP encourage the (independent) output arbiters to favor a di erent input? To see how this happens, notice that each input connects to at most one output arbiter and each output arbiter connects to at most one input arbiter. When a successful matched output arbiter moves its pointer to one position beyond the input that it is connected to, it must be the only output that moves its pointer to that position. 2 In other words, the set of output pointers that 1 Refer to 21] for a more detailed description. 2 The output arbiter may of course clash with another output arbiter that already points to the same input, but was not matched in the previous cell time. However move, do not clash with each other in the next cell time. The heavier the load, the more ows are made and so the smaller the number of clashes in the next cell time. We say that two clashing arbiters are synchronized with respect to each other, and we refer to their tendency to move apart as desynchronization. Because of the round-robin movement of the pointers, we can also expect the algorithm to provide a fair allocation of bandwidth among competing ows. the algorithm will visit each competing ow in turn, so that even if a burst of cells for the same output arrives at the input, the burst will be spread out in time if there is competing tra c. We will examine fairness further when we present our simulation results in Section 5.
Iterative Least Recently Used (iLRU)
When a output scheduler in iSLIP successfully selects an input, that input becomes the lowest priority in the next cell time. This is intuitively a good characteristic: the algorithm should least favor ows that have been served recently. But which input should now have the highest priority? In iSLIP, it is the next input that happens to be in the schedule. But this is not necessarily the input that was served least recently. By contrast, iLRU gives highest priority to the least recently used and lowest priority to the most recently used. iLRU is identical to iSLIP except for the ordering of the elements in the scheduler list: they are no longer in ascending order of input number but rather are in an ordered list starting from the least recently to most recently selected. If a grant is successful, the input that is selected is moved to the end of the ordered list. Similarly, an iLRU list can be kept at the inputs for choosing among competing grants. Thus, for each of the iterative algorithms that we have described, there are several alternatives for choosing among contending inputs and outputs. Table 2 shows the alternative ways of making selections at the input (accept) and output (grant) arbiters; we only examine the symmetric form of iSLIP and iLRU in which the same scheduling scheme is used at the input and output, but the other combinations are possible.
Methodology
To evaluate the performance of the iterative PIM, iSLIP and iLRU scheduling algorithms, we have compared them to each other and to FIFO queueing, perfect output queueing and maximum size matching. FIFO queueing is used as a lower bound: it is the simplest to implement, but su ers from HOL blocking. On the other extreme, perfect output queueing only has queueing caused by contention for the output links. This provides an upper bound on the performance that any switch can attain. Maximum size matching indicates the best throughput that could be achieved in a given time slot for an input queued switch. For each of the iterative algorithms we need to decide how many iterations to perform within a single cell time. For extremely high bandwidth switches, limited only by the link technology, there may only be time to perform a single iteration of the scheduling algorithm. For this reason, we compare the algorithms for a single iteration. In other applications, there may be time for more than one iteration, particularly if the scheduler can be integrated on a single chip. In 2], the authors were able to achieve four iterations of the PIM algorithm within a single 53-byte ATM cell time (420ns) at link speeds of 1Gbits/sec. For comparison, we also consider the PIM, iSLIP and iLRU algorithms for four iterations.
Bases for Comparison
There are a number of factors that would lead a switch designer to select one scheduling algorithm over another. First, it must be simple to implement. A more complex implementation is not only more expensive in area and power, but is likely to provide less performance|particularly if each iteration requires o -chip communication. Second, the algorithm should provide high throughput and avoid starvation for any ow pattern. This is because real network tra c is rarely uniformly distributed over inputs and outputs. Fourth, the algorithm should provide high throughput for bursty tra c. Real network tra c is highly correlated from cell to cell 18] and the scheduling algorithm should not be unduly a ected by the burstiness. However, we can expect all algorithms to perform worse under more bursty tra c. This is not necessarily because of the algorithm, but rather because of the temporary increase in queue length that occurs when the arrival rate momentarily exceeds the service rate. In the next two sections, we will rst consider the implementation complexity of the algorithms before considering their relative performance. Using simulation, we examine the performance for uniform and asymmetric work loads as well as for non-bursty and bursty tra c. the scheduler completes its matching decision, it informs each input which output, if any, it can send a cell to. A PIM scheduler is di cult to implement|random selection is an expensive operation, particularly for a variable number of input requests. In the implementation described in 2], the scheduler lled approximately 1. Figure 4 ; the details of one arbiter is shown in Figure 5 . Using the \misII" tools from the Berkeley Octtools VLSI design package 6], we have determined that the scheduler for a 16 16 switch will require approximately 35,000 2-input gate equivalents. This is an order of magnitude less complex than for PIM for the same sized switch. Further, since a custom VLSI chip has room for at least 200,000 gates, this indicates that a single chip version of iSLIP would be feasible| but not a single chip version of PIM. We are currently completing the implementation of a 32 32 iSLIP scheduler as part of the Tiny Tera project at Stanford 23]. Although we did not design a full implementation for iLRU, it is much more complex than iSLIP. Like iSLIP, the implementation requires 2N identical arbiters. Each arbiter must keep an ordered list indicating how recently an input or output was selected. This requires keeping an ordered set of N registers each of width log 2 N . Furthermore, N comparators are required to determine which is the highest priority that was selected. This hardware is signi cantly more complex than for PIM or iSLIP, making it impractical to place on a single chip. 
Performance Results
In this section, we compare the performance results by simulation for PIM, iSLIP and iLRU against FIFO, maximum size matching and output queueing for a 16 16 switch. In each case, simulation results are reported for a given tra c pattern after the switch has reached steadystate. The switch is assumed to have in nite sized bu ers. We start in Section 5.1 by considering the performance of one and four iterations of each algorithm with a Bernoulli arrival process (i.e. in each cell time, a random choice is made for each input whether a cell is to arrive in that time slot) and destinations uniformly distributed over outputs. This is followed by a discussion of some bad performance cases for PIM and iSLIP under asymmetric work loads. Finally, we consider performance for bursty tra c.
Performance Under Uniform Tra c

A Single Iteration
We consider rst the case where cells arrive as a Bernoulli process with cell destinations distributed uniformly over all outputs. Figure 6 shows the average queueing delay (measured in cells) versus the average o ered load for PIM, iSLIP and iLRU with one iteration contrasted with FIFO, maximum matching and perfect output queueing. Because PIM, iSLIP and iLRU all avoid HOL blocking we expect them to achieve a higher maximum o ered load than FIFO queueing. This is the case: PIM, iSLIP and iLRU achieve maximum o ered load of 63%, 100% and 64% respectively, whereas FIFO queueing achieves slightly more than 58%. 1 PIM is limited to less than 63% because this is the probability that 1 FIFO is limited to 58% for a switch with an in nite number of inputs and outputs. For nite N = 16 the maximum o ered load is slightly higher than 58%. any given input will be able to connect to an output when all its input queues are occupied. The probability that no output will grant to a particular input is ((N ? 1)=N) N which, for N = 16, limits the probability that a ow will be made to approximately 63%. 2 iSLIP can deliver throughput asymptotic to 100% of each link, but with a much higher average queueing delay than for either maximum matching or perfect output queueing. iSLIP achieves the high o ered load because of the desynchronization discussed in Section 2.4. If all the input queues become non-empty, then the arbiters \slip" into a time division multiplexing con guration that is 100% e cient until the backlog is cleared. This behavior is illustrated in Figure 8 which compares the performance of iSLIP with a xed time division multiplexor. The tendency of the arbiters to desynchronize is illustrated in Figure 9 . This graph shows the average number of arbiters that clash with another arbiter (i.e. are synchronized) at the beginning of each time slot. Note that as the load increases, the number of synchronized arbiters decreases to zero. In other words, the algorithm converges to time division multiplexing. We might have expected iLRU to perform as well as iSLIP. But as we can see, it performs signi cantly worse. This is because the desynchronization of the arbiters does not happen as e ectively as it does for iSLIP. Each schedule can become re-ordered at the end of each cell time which, over many cell times, tends to lead to a random ordering of the schedules. This in turn leads to a high probability that the pointers at two or more outputs will point to the same input: the same problem encountered by PIM. This explains why the performance for PIM and iLRU are very similar for the single iteration case. The highest throughput attainable per time slot for input queueing is illustrated by the maximum size matching algorithm. This still leads to higher queueing delay than for perfect output queueing. With output queueing a cell is only competing for service with cells at the same output, whereas for input queueing a cell must compete with cells at the same input and output. To clarify the di erence between these algorithms over the whole o ered load range, Figure 7 plots the logarithm of the latency versus the o ered load. This shows that PIM and iSLIP are indistinguishable for a single iteration under low load, but separate as PIM becomes saturated. At approximately 70% o ered load, the rate of increase of iSLIP with o ered load decreases. This is due to the onset of desynchronization at higher o ered loads. Figure 10 shows the average queueing delay (measured in cells) versus the average o ered load for PIM, iSLIP and iLRU with four iterations and the same tra c pattern as before. We chose four iterations as this was the number of iterations performed in a single slot in the implementation of PIM 2] . There is a large improvement for PIM, iSLIP and iLRU for multiple iterations and their performance is now almost indistinguishable. All three algorithms are now signi cantly better than FIFO due to the elimination of HOL blocking and all approach the performance to maximum size matching. They still, of course, perform worse than output queueing: contention still exists at both inputs and outputs. In summary, it appears that for a single iteration, the determinism of iSLIP outperforms PIM and iLRU due to the desynchronization of its output arbiters. However, after just four iterations for a 16 16 switch, all three algorithms achieve almost maximum size matching and become indistinguishable. Note that while all of the maximal matching algorithms are able to achieve 100% throughput with N iterations, only iSLIP can do so in a single iteration.
Four Iterations
Performance Under Asymmetric Workload
Real tra c is not usually uniformly distributed over all outputs, but is asymmetric. A common example of this would be a client-server work load in which a large number of clients communicate with a small number of servers. Although we cannot simulate all such work loads, we can highlight characteristics of each algorithm under certain patterns. We have already seen in Figure 2 that maximum size matching can be so unfair under an asymmetric work load that some ows may receive no bandwidth at all. Although PIM, iSLIP and iLRU will not starve ows, all can perform badly under asymmetric work loads. Figure 11 (a) is a workload for which PIM will allocate bandwidth unfairly. Ideally, every ow would receive 1=2 of a link bandwidth. However, in PIM if the input queues are non-empty, input 2 will be able to send cells on ows to outputs 1 and 2 less often than inputs 1 and 3. The algorithm tends to discriminate against inputs that have contention. The gure shows the actual bandwidth allocation for PIM with 2 or more iterations. With a single iteration, the values will be slightly di erent, but PIM is still unfair. It is straightforward to construct more complex examples for which PIM will allocate bandwidth even more unfairly. On the other hand, iSLIP will allocate bandwidth fairly for this example: independent of the number of iterations. Whatever the starting conditions, so long as the input queues are occupied, iSLIP will slip into a round-robin schedule providing each ow with exactly 1=2 of the link bandwidth. But with just a single iteration, iSLIP has a di erent problem that is illustrated in Figure 11 
Performance Under Bursty Tra c
Real tra c is not only asymmetric; it is also bursty. Many ways of modeling bursts in network tra c have been described 10, 14, 3, 18] . Recently, Leland et al. have demonstrated that measured network tra c is bursty at every level and that, contrary to popular belief, burstiness in Ethernet networks typically intensi es as the number of active tra c sources increases 18]. So it is very important to understand the performance of switches in the presence of bursty tra c, whether it is a small private switch with a small number of active users, or a large public switch with many thousands of aggregated ows. We illustrate the e ect of burstiness on PIM, iSLIP and iLRU using a simple packet train model similar to the one introduced in 14]. The source alternately produces a burst (train) of full cells (all with the same destination) followed by one or more empty cells. The bursts contain a geometrically distributed number of cells. The model contains two parameters: the average burst length and the overall average utilization of the input link. Figure 12 illustrates the performance of the di erent algorithms for bursty tra c. In this example, we use an average burst length of 32 cells and then vary the o ered load. Although the performance of all the algorithms will degrade as the average burst length is increased, we found that they all degrade in a similar manner. An average burst length of 32 cells is representative of our ndings. PIM, iSLIP and iLRU are shown for four iterations and are once again compared to FIFO, maximum size matching and output queueing. The three most important characteristics of this graph are: (i) PIM, iSLIP and iLRU are again indistinguishable, as they were for non-bursty tra c, (ii) maximum size matching performs similarly to output queueing, but (iii) all PIM, iSLIP and iLRU are all noticeably worse than maximum size matching. Once again, the three iterative algorithms achieve a very similar number of matches in four iterations. It appears that even for bursty tra c, ows not made in the rst iteration of each algorithm are e ectively and similarly lled in by subsequent iterations. The similarity of maximum size matching to output queueing indicates that the performance for bursty tra c is not heavily in uenced by the queueing policy. Recall that for maximum size matching, con icts occur at both inputs and outputs, whereas for output queueing they occur only at the outputs. Burstiness tends to concentrate the con icts on outputs rather than inputs: each burst contains cells destined for the same output and each input will be dominated by a single burst at a time. As a result, the performance is limited by output contention.
Conclusions
We have described and compared three realizable iterative algorithms, PIM, iSLIP and iLRU, for scheduling ows in an input-queued switch. iSLIP and iLRU di er from PIM by allocating ows according to priorities which vary according to the tra c pattern. Simulation results indicate that iSLIP will signi cantly outperform both PIM and iLRU for a single iteration with a uniform workload and Bernoulli arrivals. But as the number of iterations increases, the di erence between the algorithms diminishes. With four iterations, for a 16 16 switch, all three algorithms do almost as well as maximum size matching for inputqueued switches, and their performance becomes indistinguishable. Furthermore, we show that for multiple iterations, the algorithms perform almost identically for bursty tra c. The algorithms di er considerably in the presence of asymmetric workloads. Workloads exist for which PIM will allocate bandwidth unfairly between ows, for any number of iterations. This appears not be the case for iSLIP with a single iteration. On the other hand, we can construct workloads for which iSLIP with a single iteration will only achieve a low throughput. Finally, and perhaps most importantly, we estimate that iSLIP is an order of magnitude less complex to implement than PIM; iLRU appears to be more complex to implement than iSLIP with no performance gain. We believe that it is feasible to implement the scheduler for a 32 32 switch on a single chip using the iSLIP algorithm. The consequence is that iSLIP should be more scalable than PIM as link speeds increase in the future.
